¾ÅÓλᡤJ9-¹Ù·½ÍøÕ¾|ÕæÈËÓÎÏ·µÚһƷÅÆ



4A·Ç¸ôÀëPOLµçÔ´Ä£¿éMYMGK1R804FRSR

·¢²¼ÓÚ£º2023-11-24 10:44:24

Æ·ÅÆÃû³Æ£ºMurata´åÌï

  • ¶©»õÖÜÆÚ£º3-4ÖÜ
  • Á¢¼´¶©¹º

ÖØÒª²ÎÊý£º

¹¤×÷µçÁ÷£º4A

ÊäÈëµçѹ£º8-15V

Êä³öµçѹ£º0.7-5V

·â×°³ß´ç£º7.5*9*5mm

Ìæ´ú²úÆ·£ºMUN12AD05-SMFH

  • ²úÆ·ÏêÇé

MYMGK1R804FRSR/MYMGK00504ERSRÊÇ΢ÐÍMonoBK?£¬³ÆΪ¡°Mono Block¡±£¬ÓÃÓÚǶÈëʽӦÓõķǸôÀ븺Ôصã(PoL) DC-DCµçԴת»»Æ÷¡£Ð¡ÇɵÄÍâÐγߴç½öΪ9.0 x 7.5 x 5.0 mm¡£

Ó¦ÓðüÀ¨ÎªFPGA/CPU¡¢Êý¾ÝͨÐÅ/µçÐÅϵͳ¡¢·Ö²¼Ê½×ÜÏ߼ܹ¹(DBA)¡¢¿É±à³ÌÂß¼­ºÍ»ìºÏµçѹϵͳ¹©µç¡£

ת»»Æ÷µÄÊäÈëµçѹ·¶Î§Îª4.5ÖÁ8.0 vdc (MYMGK1R804FRSR)»ò8.0ÖÁ15.0Vdc (MYMGK00504ERSR)£¬×î´óÊä³öµçÁ÷Ϊ4A¡£»ùÓڹ̶¨ÆµÂÊͬ²½½µÑ¹×ª»»Æ÷¿ª¹ØÍØÆË£¬¸Ã¸ß¹¦ÂÊת»»Ð§ÂÊPoLÄ£¿é¾ßÓпÉÉèÖÃÊä³öµçѹ0.7ÖÁ1.8Vdc (MYMGK1R804FRSR)»ò0.7ÖÁ5.0Vdc (MYMGK00504ERSR)£¬¿ª/¹Ø¿ØÖƺ͵çÔ´Á¼ºÃÐźÅÊä³ö¡£

ÕâЩת»»Æ÷»¹°üÀ¨Ç·Ñ¹Ëø¶¨(UVLO)£¬Êä³ö¶Ì·±£»¤ºÍ¹ýÁ÷±£»¤¡£


¹æ¸ñ²ÎÊý

Iout (A)Max4A
Vin(V)4.5V to 8V
Vin(V)typ5V
Vout (V)0.7V to 1.8V
Vout (V)typ1V
ÏßÐÔµ÷ÕûÂÊ (%)-1£¥ to 1£¥
¸ºÔص÷ÕûÂÊ (%)-1£¥ to 1£¥
Êä³öÊý (#)1
ЧÂÊ(%)93£¥
¿ª¹ØƵÂÊ (kHz)250kHz
³ß´ç (mm)W7.5mm
³ß´ç (mm)L9.0mm
³ß´ç (mm)T5.0mm
¹¤×÷ζÈ(degC)-40¡æ to 85¡æ
Circuit topologyBuck(Step-down)
·â×°SMD
ÀàÐÍModules (integrated components)
²úƷϵÁÐMYMGK
²úƷϵÁÐÌصãMYMGK series which is POL(Point of Load)  is single output MonoBK.
Æ·ÅÆMurata

¹æ¸ñÖ¸ÄÏ£º

PART    NUMBEROUTPUTINPUTEfficienc
(%)
ONOFFPACKAGE
Vout
(Vdc)
out
(Amax)
Power
(W)
RIN typ
(%of Vout)
Regulation(maxVin typ
(Vdc)
Rang
(Vdc)
in no load
(mA)
lin full load
A)
(mm)
Line(%)Load(%)
MYMGK1R804FRSR0.7-1.8
(typ-1.8V)
470.5¡À1.0¡À1.054.5-8.0   131.693Yes
(Positive)
9.0x7.5x5.0
MYMGK00504ERSR0.7-5.0
(typ-5.0V)
4200.4¡À1.0¡À1.0128-15   241.896Yes
(Positive)
9.0x7.5x5.0
MYMGK1R804FRSRD0.7-1.8
(yp.1.8W
470.5¡À1.0¡À1.054.5-8.0   131.693Yes
(Positive)
9.0x7.5x5.0
MYMGK00504ERSRD0.7-5.0
(p:5.0V
4200.4¡À1.0¡À1.0128-15   241.896Yes
(Positive)
9.0x7.5x5.0


Ïà¹ØÍƼö£º

4A·Ç¸ôÀëPOLµçÔ´Ä£¿éMYTNC1R84RELA2RA

ÔÚÏßÁôÑÔ

ÔÚÏßÁôÑÔ

¡¾ÍøÕ¾µØͼ¡¿¡¾sitemap¡¿